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ABSTRACT
There is a need for a decision making/early selection
tool for use in the government computer selection process.
Such early selection tools are critical to the decision
maker due to the environment in which the government pro-
curer is forced to operate. The instruction mix sensitivity
technique as demonstrated here has the potential to aid the
government decision maker in evaluating the performance of
a computer prior to the actual existence or availability of
that hardware without resorting to costly and time consuming
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There is a need for a decision making/early selection tool
for use in the government computer selection process. Such
early selection tools are critical to the decision maker due
to the environment in which the government procurer is forced
to operate. The instruction mix sensitivity technique as
demonstrated here has the potential to aid the government
decision maker in evaluating the performance of a computer
prior to the actual existence or availability of that hardware
without resorting to costly and time consuming techniques such
as simulation or modeling.
A. OPERATING ENVIRONMENT
Operating in our present U.S. Government environment, E.D.P
procurements evolve through a cycle that lasts five to seven
years. The selection of computer hardware for use by the
government is forced to occur early in the procurement cycle.
This long time period from selection to operational instal-
lation often necessitates procurement decisions be made before
prototype hardware is available. Hardware selections must be
made quickly and accurately. Errors cost time and money. Any
delay caused by selection will have a ripple effect building
through the entire process causing larger delays before the
system is realized at the operational level. The poor selec-
tion of the hardware to be used as the basis for a system
12

can result in cost overruns in other areas to compensate for
the lack of acceptable hardware performance. These cost in-
creases can be tremendous if the inadequate performance of
the hardware must be compensated for in software.
At present there is no general method for computer hard-
ware evaluation and selection suitable for use early in the
procurement cycle. Given the requirement for early selection
of hardware, poor procurements are often made because the
decision maker is forced to make a selection without benefit
of having candidate hardware (and/or software) available.
Similarly, all too often the selections of equipments are
based on imprecise and quantitatively vague ideas of the
actual operational utilization the system will face in the
future. It is not surprising that without an adequate method
to evaluate this scanty information, mistakes will be made.
B. EARLY SELECTION PROBLEMS
There are several methods currently being utilized for
the evaluation of a computer's performance. They include:
(1) benchmark programs which are existing programs coded in a
specific language, then executed and timed on a target machine
[1] , (2) kernel functions which are typical functions partially
or completely coded and timed [1] , (3) simulations which are a
combination of a model of the system, model of the workload,
and a measurement of the resulting data [2] , and (4) analytic
models which are mathematical representations of the target
machine [1] . These methods are all in use by industry to
13

evaluate proposed computer systems for procurement. These
methods are effective for civilian procurements because their
operating environment is much different from that of the govern-
ment. The industry procurement cycle may take less than one
year. They are not required to make their selection early.
By waiting until both hardware and software are available,
industry is able to utilize the classic evaluation techniques
in making a specific computer system selection.
The government buyer, forced to select early, is faced with
unique problems that the various evaluation techniques can not
solve. Evaluation by the benchmark program method is impos-
sible because the various hardwares are not always available.
Even if a prototype hardware of a future system were avail-
able for evaluation, the benchmark programs and the kernel
function methods would prove inadequate to the government
decision maker because the software required to validate the
technique usually does not exist at that point. Validation
insures that the benchmark programs and kernel functions
accurately reflect the intended application. Without the
software in existence, the validation of the benchmark and
kernel function programs is impossible.
The government manager, being forced with a quick selec-
tion, has neither the time, money, or sufficient detailed
design information necessary to model/simulate the proposed
computer systems. It is because of this problem that the
instruction mix sensitivity technique (IMSET) has been developed
14

C. BASIS OF TECHNIQUE
The instruction mix sensitivity technique is based upon
the older instruction mix method for predicting computer hard-
ware performance. In the instruction mix method a number was
computed which represented the average thruput of a parti-
cular hardware. This number was based upon the relative usage
of a given instruction in a particular application, and its
execution time on the evaluated hardware. Where the older
method was based on a single mix representing a specific
application, the sensitivity technique uses differentials
between a collection of mixes representing various applica-
tions. The advantage of this technique is that neither the
hardware of software need be completed—only the organization
and technology need be determined. The eventual utilization
of the system need not be precisely defined. This technique
provides immediate evaluation results with a minimum expendi-
ture of time and money.
Using the IMSET requires only that the vendor furnish the
performance specifications regarding instruction execution
times. These performance specifications are often available
years in advance of a prototype model. With these times, and
the analysis technique presented here, the evaluator can evalu-
ate the performance of any hardware against the anticipated
application. The particular machines to be considered in
the selection need not be prototyped.
15

The use of the IMSET as a tool for evaluation provides the
decision maker with a profile representing the candidate com-
puter's average execution time for the various applications
presented in the set of instruction mixes. From the data
obtained for a computer the decision maker can select the
hardware with the best profile for the mix(s) matching general
areas of intended application. For example, if the evaluator
is looking for a machine to perform accounting functions then
the selection would be based upon how sensitive each candidate
is to the mixes which represent accounting functions. The less
sensitive the machine in terms of execution time the more
appropriate it would be for selection, since this indicates
that it can execute effectively a broad spectrum of related
functions.
Section Two presents a brief history of Computer Performance
Evaluation and the instruction mix technique in particular.
Section Three deals with the development and use of the instruc-
tion mix sensitivity technique as a tool for selection and
evaluation. Section Four presents a demonstration using the
IMSET in the evaluation of a broad range of known and existing
computer hardware including maxis, minis, and micro-computers.
Section Five presents conclusions and recommendations for
future development and use of IMSET.
16

II. HISTORY OF COMPUTER PERFORMANCE EVALUATION
The instruction mix as a technique for evaluating the
performance of a computer's hardware came into being in the
late 1950' s and early 1960's. It evolved as a result of the
limitations of an earlier technique for measuring a com-
puter's performance called the instruction execution timing
method. This technique, sometimes called the "cycle-add"
technique, was used to compare memory cycle times and arith-
metic instruction execution times, normally the ADD or MULT
instruction of given CPU's. This method was at the time con-
sidered adequate because operating systems and compilers were
as of yet unheard of, and what assemblers were available were
very crude. All programs were written directly for the hard-
ware. Under these circumstances, the cycle-add times reflected
machine capabilities fairly well.
Machine architectures began to change as technological
advancements lowered the costs of memory units and periphal
devices. The development of software support packages con-
sisting of operating systems, compilers, and assemblers
hastened to make computer systems more complex. These advance-
ments led to special features being introduced into computer
designs. Features such as parallelism, pipelining, and com-
pound addressing, added power while decreasing the execution
times of individual instructions. These changes made evaluation
17

by the cycle-add method extremely unreliable. The method did
not account for the organizations of the new machines being
produced (i.e. input/output, multi-address instructions, etc.)
It similarly failed to assess the impact of the new monitors,
assemblers, and compilers which were non-numeric programs
running on the machines being evaluated. The impact upon
system performance due to these non-numeric programs was
impossible to assess with the cycle-add method. It was be-
cause of these shortcomings that the instruction mix technique
as a performance evaluation tool evolved.
A. INSTRUCTION MIX TECHNIQUE
The instruction execution timing method incorporated only
the arithmetic class of instructions. The instruction mix
technique incorporated along with the arithmetic class, the
logical class (i.e. COMPARE, AND, OR, etc.), the control class
(i.e. BRANCH, SHIFT, MOVE, etc.), and in some instances I/O
and other miscellaneous instructions. Associated with each
instruction in the mix was a percentage of use of that instruc-
tion, called a weighting factor unique to that particular mix.
This weighting factor represented the approximate probability
of occurance of that instruction in the programs to be used
on the machine.
m
For instance, in a scientific instruction
mix one would find that the percentage of floating point multi-
plications would be higher than the percentage for that same
instruction in the data processing instruction mix. Table I
18

shows two typical instruction mixes with their associated
weight functions for each instruction type included in the
mix.
The probabilities in an instruction mix are normally de-
termined by either statically or dynamically tracing the
programs representing a specific application. This deter-
mins the relative frequency of use of the different types of
instructions in an application. The dynamic method is pre-
ferred over the static method because the static trace does
not take into account multiple executions of loops. The
dynamic trace, counting instructions as they are executed,
takes multiple executions into account, but is more difficult
and expensive.
The instruction mix technique is easy to apply. By
multiplying the execution time of each instruction by the
weighting factor and summing, one obtains the average time
required to execute an instruction for that particular mix
on that particular computer. This average time can be ex-
pressed as a thruput rate in kilo-instructions-per-second
(KIPS). These totals can then be compared with similar
rates obtained from other machines, to give an idea of rela-
tive CPU thruput. For a sample thruput comparison refer to
Table II.
This method gained immediate popularity because of its
ease of use and because it could be based upon easily acquired










A. Fixed Point (SP)
1. Add/ Sub (RR) 0.061
2. Multiply (RR) 0.060
3. Divide (RR) 0.020
B. Fixed Point (DP)
4. Add/Sub (RR) 0.000
5. Multiply (RR) 0.000
C. Floating Point (SP)
6. Add/Sub (RR) 0.000
7. Multiply (RR) 0.000
8. Divide (RR) 0.000
Logical
9. Compare (RX) 0.038
10. Shift (8 bits) 0.044
11. And/Or ' 0.016
Coiitrol -
12. Load/Store 0.312
13. Branch Conditional 0.166
14. Branch Unconditional 0.000
15. Inc & Store Index 0.180
16. Move (RR) 0.053
17. Index 0.000
Ul3 & Miscellaneous



















Note: Where zeros are indicated, weights were not assigned
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were developed. The most popular of all mixes was the Gibson
Mix [3] developed by Jack C. Gibson in 1959 on data obtained
on the IBM 7090 computer. The Gibson Mix was considered a
general-technical mix. There were other similar mixes [4, 5,
6, 7, 8, 9, 10] for data processing, navigation, scientific,
and a myriad of other applications. The instruction mix
technique represented a tool which was quick and simple to
use in the context of intended applications when comparing
hardwares for selection and evaluation, or for designing new
processors.
As computers continued to advance with increasing tech-
nology in both hardware and software, and as systems moved
into a multiprogramming environment, it soon became apparent
that the instruction mix technique as a method for evaluating
performance was no longer adequate. Among its shortcomings
was its failure to account for differences in addressing modes,
word sizes, and operand lengths. The effects of I/O was still
virtually ignored. Compilers and special features of individual
CPU's made it difficult to validate the mix weights assigned
to each instruction. The effect of system software upon the
mix weights was difficult to assess.
Perhaps the biggest disadvantage was the problem of how
to validate an instruction mix to insure that a particular
mix accurately reflected the intended application. A scienti-
fic application coded by one person may have many instances
of the DIVIDE instruction, whereas another programmer may use
22

very few, if any, DIVIDE instructions, but many MULTIPLY instruc-
tions. In this case does the scientific instruction mix still
accurately reflect the application? Further, how can the
instruction probabilities be determined if the programs rep-
resenting the eventual workload have not yet been written?
B. BENCHMARK PROGRAM
In the search for a better method to replace the instruc-
tion mix the benchmark program technique was developed. The
benchmark method is simply a program, or a collection of se-
lected programs, coded in a specific language, to represent
the typical workload of the system to be evaluated. The goal
is to exercise, by a series of sequence calls, all systems
software functions such as job schedules, file management,
I/O support, and language processors. In this way the evalu-
ated computer's multiprogramming/multiprocessing operating
system is tested. The benchmark programs are executed a
number of times on the computers being evaluated, and then
the average execution times are compared.
Benchmark programs helped to eliminate some of the draw-
backs that the instruction mix technique exhibited. However,
the benchmark program method has its own drawbacks when used
in the selection and evaluation environment. One problem is
essentially identical to the validation problem associated
with the instruction mix technique: how does one know the
benchmark programs accurately reflect the future workload of
the system? Second, since benchmark programs are real jobs
23

they often require a large conversion effort to interchange
benchmark programs between systems. This process is time
consuming and expensive. The biggest problem is that the
benchmark program technique requires that the hardware and
operating software all be available for testing, because
compilers and their effects have an impact on the hardware
execution times. The benchmark as a tool for selection and
evaluation was well received when it was introduced. It is
still used as a selection tool today in many commercial con-
texts. It is extremely useful in that it can be used as a
before and after test to monitor performance following a
change to an existing system.
C. KERNEL FUNCTION
An evaluation method similar to the benchmark program is
the kernel function method. In this method a program con-
sisting of a central or key function is either partially or
completely coded and timed based upon the manufacturer's
specifications for execution times. Examples of kernel func-
tions are polynomial evaluations, matrix operations, report
formating, table lookups, and comparison and sorting opera-
tions. The kernel differs from the benchmark programs in that
the benchmarks are actually coded and executed, while kernels
are not executed. The kernels can be designed to utilize all
features thought to be necessary. This technique does con-
sider differences in addressing logic and special index regis-
ters which the instruction mix method ignored. However, many
24

of the disadvantages common to the instruction mix method are
likewise common to the kernel function method. The kernel
function method, as the instruction mix before it, fails to
completely consider I/O operations. Kernels can be biased:
designed to make a given CPU look either good or bad. Vali-
dation of kernel functions remains a problem.
D. SIMULATION
Perhaps the most flexible and complete tool available
today for evaluating computer performance is simulation.
This method required the creation of models of the elements
of a given system, including the system workload, and the
process interactions occuring within the system. The simu-
lator behaves as specified by the functional, and workload
models in an identical manner as the simulated system would
respond. The simulator collects performance data necessary
for the evaluation.
There are a number of problems with simulation models.
When using simulation methods the level of detail in the
model is critical. Too little detail and the simulations
results can be unreliable. Too much detail and the simula-
tion becomes too costly for development and use. Additionally,
with detailed simulations the run time is long and variations
occur that make certain general aspects of the system's behavior
hard to identify. Development of workload models are diff-
cult to validate. Complete hardware models are lengthy and
error prone. Additionally, simulations are difficult to gener-
alize and simulator systems are typically not portable.
25

Excellent results have been obtained by using simulation
for selection evaluation. It allows the system to be studied
under known conditions and controls. However, the simulation
itself is its biggest disadvantage. It is extremely expensive
to develop. The time, effort, and cost required to develop
an accurate simulation model is usually well beyond the re-
sources of a normal procurement effort. However, in situations
such as development and design efforts, given sufficient
budget and time, evaluation by simulation is an efficient
alternative to building prototypes.
E. ANALYTIC MODELS
Performance evaluation by use of an analytic model involves
mathematically representing the system to be evaluated [1, 2].
Such models normally are used to evaluate performance of a
particular system management resource such as CPU scheduling,
or file organization [2]
.
Analytical models are useful as additional points of
reference in hardware analysis when used in conjunction with
other evaluation methods.
These models require revision when moved from one hard-
ware to another which increases the amount of time and cost
involved over and above the original effort that went into
initial development.
F. CHOICE OF EVALUATION METHOD
The methods for performance evaluation presented here
have at one time or another received wide popularity. Each
26

had its unique attractions and limitations. Which method
should one use is the question facing the evaluator. This
decision must be based upon the constraints placed upon the
decision maker by the procurement requirements and limitations
With a large budget and no time constraints, simulation is the
most reliable method for selection. If one has a minimal bud-
get, a reasonable amount of time to make the selection, and
the candidate machines are available, then the benchmark
method may be appropriate. If one is tightly constrained by
time, or if the candidate machine prototypes have not yet
been assembled, then the instruction mix technique would be
the logical alternative if its shortcomings could be resolved.
The following section will discuss how the instruction
mix sensitivity technique resolves these problems and can be
used in a wide variety of critical selection situations.
27

III. TECHNIQUE FOR EARLY SELECTION
The technique for computer hardware evaluation and
selection that is presented in this thesis is based upon
the instruction mix method. It is contended that the various
disadvantages mentioned in previous sections can be overcome
to provide an efficient tool that the government decision
maker can utilize. In this section the disadvantages and
proposed solutions will be discussed.
For clarity of understanding, it must be pointed out
that the instruction mix is a tool to be used principly for
the comparative evaluation of the central processor hard-
ware. The way the central processor is configured with other
system components such as storage devices and other I/O and
peripheral devices must be considered separately. The soft-
ware associated with the system which includes the operating
system, language processors, and applications programs also
have an impact upon overall performance; however selection
of this type of software is outside the scope of this work.
By beginning the selection of a computer system with an
appropriate central processor, the remaining decisions re-
garding peripherals and software are made much easier.
A. DISADVANTAGES OF INSTRUCTION MIX TECHNIQUE
The basic disadvantages of the instruction mix technique
are: (1) difficulties in accounting for the number of operands
28

per instruction, (2) differences in addressing modes used
within a given machine, (3) the number of instructions needed
to code the same task on different machines varies, (4) instruc-
tions vary between machines, (5) word lengths are unequal
between machines, (6) machine overlap capabilities are ignored,
(7) I/O instructions are omitted in many instruction mixes,
and (8) validation of particular mixes is not assured. Taken
as a whole these disadvantages are significant and in many
contexts preclude the use of the instruction mix technique.
The variation of the instruction mix technique presented in
this thesis will diminish the significance of some of the
disadvantages, and eliminate others altogether.
B. INSTRUCTION MIX SENSITIVITY TECHNIQUE (IMSET)
The variation of the instruction mix technique presented
here is called the instruction mix sensitivity technique
(IMSET). The IMSET uses a set of ten instruction mixes chosen
from an original twenty-two candiate mixes. These mixes
represent all aspects of computer applications, spanning from
real-time computations thru scientific to business processing.
The method of selection is explained in the following section.
Utilization of the IMSET provides the evaluator with a pro-
file representing a hardware's execution times across all
mixes in the set (and hence a broad spectrum of applications).
The profile of execution times provides the decision maker with
an evaluation of how sensitive each computer is to the various
mixes and hence how the system will perform over a wide range
29

of applications the system is likely to face in the future.
This is in contrast to the instruction mix technique which
only provided the evaluator with a thruput evaluation on one
mix—one application.
The significance of this difference is critical. The
final ten mixes which are included in the IMSET were deter-
mined through extensive evaluation as to the amount of signi-
ficant information they were actually presenting. The mixes
that were eliminated were found to present no new information.
Those mixes that remain provide the decision maker with the
smallest number of mixes which preserved the maximum amount
of vital information over the complete range of applications.
Their use shows how sensitive a CPU is to various applications.
This is especially important when the ultimate use of the
computer is not precisely known at evaluation time. This
is in contrast to the instruction mix technique which provides
one evaluation for one specific application.
The IMSET developed in this thesis uses eighteen functional
instructions which constitute the basis for evaluation. These
include seventeen specific instructions and one I/O miscel-
laneous category. There is no instruction mix that provides
a weight function for all eighteen instructions listed, but
taken as a group all instructions listed are covered at least
once by a mix. The eighteen functional instructions and ten
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Use of the IMSET is now simply a matter of determining
the execution times of each instruction indicated for each
candidate central processor hardware to be evaluated. The
time to execute each mix is then determined by use of the
following formula:
n






TE : time to execute a particular mix
I.: instruction weight
M.: machine's time to execute instruction
indicated
n: number of functional instructions
being considered for evaluation (in
this thesis 18)
With the computed TE's, the decision maker is then able to
compare processors either as a raw total, or as a ratio of
two processors 's TE's. A computational example is given in
Section Four.
C. RESOLVING THE PROBLEMS OF INSTRUCTION MIX TECHNIQUE
When applying an evaluation technique it is necessary to
make certain assumptions. One basic assumption of the IMSET
is that principally the central processor and arithmetic hard-
ware is being evaluated for selection. For this reason, all
32

of the specific instructions identified in a particular mix
are taken as register-to-register operations, except for the
LOAD/STORE which will require a register-to-memory operation.
For instance, a mix's fixed point ADD instruction is taken to
mean ADD Rl, R2 in a two address machine, rather than ADD X, Y
where X and Y are memory addresses. This is the time taken
from a particular machine's array of ADD times in its instruc-
tion set for use in IMSET. All other ADD times are then
lumped together as an average time, along with the average
of the times of all instructions not used in the mix calcula-
tions, to form the category of "miscellaneous instructions".
By assuming the same operations, in the arithmetic case
register-to-register, across all machines being evaluated,
(where possible) the number of operands to be accounted for
is not a problem.
The problem of different addressing modes within a given
machine is solved by taking the average time for that instruc-
tion to execute all modes. (Appendix C gives examples of
this using the PDP 11/70.) It is realized that different
programmers and language processors will generate code in
different ways; however, at this level of detail the average
is an acceptable approximation.
When a machine does not have an instruction in its set
which will perform a task specified in one of the selected
mixes, then more than one instruction must be used to accom-
plish this task. Examples of this occur with the microcomputers
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in Appendix C. It is true that the number of instructions
to accomplish this task will vary from machine to machine
but that is precisely what the evaluator is looking for in an
evaluation. The evaluator wants to know that a tremendous
time penalty must be paid if an INTEL 8080 processor is
selected with the idea of doing scientific calculations, since
this processor has no floating point instructions and must
simulate these functions with subroutines.
Machines with unequal word lengths are no longer as sig-
nificant problem for the evaluator as it was 15 years ago.
When evaluation time comes the minimum acceptable word length
must be determined, and comparisons made on this basis.
Functions in the instruction mixes can be defined in terms
of the necessary precision. For example, the MULT instruction
can be defined as the time to complete a 32-bit multiply, or
a 16-bit multiply, whichever is appropriate.
In the standard application of the instruction mix tech-
nique many special features of a central processor's hardware
were ignored. The most important feature being ignored was
the ability to overlap instructions. The overlap feature
allows a central processor to begin execution of a second
instruction before the current instruction has finished its
execution. This allows effective execution times to be cut
significantly. The IMSET presented here takes into account
the overlap capabilities of the machines being evaluated by
applying a "Knuth Factor". This idea was provided by [11].
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The Knuth Factor compensates for the machines which have
overlap or parallel processing abilities by scaling down their
execution times by an amount comparable with the use of this
feature typical of most compilers. It is based upon the idea
that the "smarter" the compiler the greater is its ability
to provide a compiled program capable of taking advantage of
CPU parallelism. For example, the CDC 6600 utilizes ten
functional units which provide instruction execution. If
one of the functional units, for instance the ADD unit, is in
execution, and the next instruction is an ADD instruction,
then the CPU must wait until the ADD unit is free. An
optimal compilation of a CDC 6600 program would try to re-
arrange two or more instructions requiring the same functional
unit, so that they would not occur together. How the Knuth
Factor was determined and how to apply it is presented in
Appendix D with examples of its use in Appendix C. The
machines presented in the demonstration of the IMSET which
have overlap capabilities have the Knuth Factor applied to
them, and the resulting execution times for any particular
mix shows a significant time savings.
The I/O instructions omitted from many mixes caused prob-
lems with early evaluations. I/O instructions are a mixture
of peripheral capability and a central processor capability.
The mixes presented here include the I/O instructions in the
miscellaneous category rather than as a specific instruction.
In this way the central processor's ability to handle I/O is
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treated as an average over all of the I/O instructions with-
out having to specify an exact instruction or particular
device.
Validation of the mixes vs. applications when using the
IMSET for evaluation is not the problem it was for the
instruction mix method. When evaluating by the IMSET method,
particular sensitivities within a broad area of intended use
are being measured, whereas with the instruction mix method,
execution time of a specific application was being estimated.
Thus, validation is not a problem when utilizing the IMSET.
The advantages to using the IMSET over other currently
used techniques are tremendous. As mentioned in previous
sections, government evaluators work in a completely different
environment than their civilian counterparts. Government
selectors are not able to utilize many of the more sophisti-
cated, and proven methods. With the IMSET presented here the
decision maker needs only the manufacturer projected instruc-
tion set execution times. With these times the decision
maker can obtain the evaluation data within a matter of hours
and at minimal cost. This technique provides a savings in
time, savings in money, greater confidence in the selection,
and perhaps its most attractive advantage, is its ease of use.
D. DEVELOPMENT OF IMSET
The IMSET evolved through a two-stage process. The
initial stage of the process consisted of six steps:
36

(1) selecting numerous mixes covering a variety of applica-
tions, (2) determing which functional instructions to include,
(3) choosing the machines with which to evaluate the mixes,
(4) determing each machine's instruction execution times,
(5)conducting demonstrations of machines vs. mixes, and (6)
analyzing the data resulting from the demonstration to deter-
mine which mixes presented redundant information and thereby
should be eliminated from the final evaluation stage. The
final stage of the IMSET process consisted of four steps:
(1) choosing new machines which to evaluate and test the
IMSET, (2) determing instruction execution times for each
machine, (3) obtaining profiles for each machine, and (4)
presenting and analyzing profile results.
1. Initial Stage
a. Selection of Mixes
Twenty-two mixes were gathered from a variety of
sources. All are presented in Table VIII in Appendix A. Of
the original twenty-two, two were quickly eliminated from
further investigation because of their lack of completness
(Knight scientific mix, and the Knight commercial mix). The
twenty remaining mixes, shown in Table IV, covered a broad
range of applications with many applications being represented
by more than one mix. These twenty mixes served as the basis
for further study.
b. Functional Instruction Determination
Analysis of the mixes determined which functional
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The first seventeen instructions of the IMSET were selected
by examining all candidate mixes, and choosing those instruc-
tions which represented basic operations. The remaining instruc-
tions were combined into the I/O-Miscellaneous category which
made up the eighteenth function instruction. Within the I/O
Miscellaneous group are instructions such as, PROGRAMMED I/O
TRANSFER, INTERRUPT RESPONSE, INITIALIZE BUFFERED" I/O, and
each mix's MISCELLANEOUS/OTHER category. For the specific
instructions to be used in the IMSET for hardware evaluation
refer to Table III.
c. Machine Selection
The computer hardwares to be evaluated in this
stage of the demonstration were selected because of their
differences in speeds and organizations (i.e. bus structure,
functional units, floating point hardware, etc.). This was
intended to give the technique a broad range of input so that
the amount of information gathered from the mixes could be
assessed. This information was then used for a correlation
analysis to determine which mixes could be eliminated as
previously mentioned. The computers choosen for this stage
of the development are listed in Table V.
d. Instruction Execution Times
The determination of the machine instruction
execution times for each CPU is presented in Appendix C. A
number of these machines utilize special features which de-



























a Floating Point Processor (FPP) for it's floating point
instructions. Honeywell Level-6/43 uses a Scientific Instruc-
tion Processor (SIP) for the same purpose. The CDC 6600 and
the CRAY 1 both have functional units which execute instruc-
tions sent to them by their respective CPU's. These features
provided by the various hardwares allow for the execution of
a number of instructions simultaneously. This parallel pro-
cessing ability has been taken into consideration. Each appli-
cable instruction of each machine processing these execution
enchancements has been scaled by the "Knuth Factor" previously
described.
e. Initial Stage Demonstration
The actual evaluation was computerized and run on
a PDP 11/50 with graphics output. Each computer listed in
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Table V was evaluated over the twenty mixes listed in
Table IV.
f. Analysis and Determination of Final Mixes
The results obtained from the demonstration were
run through'the IBM 360/65 utilizing the statistical soft-
ware package, SPSS. The mean, variance, and range of each
mix was then computed. Each mix was then compared with each
of the other mixes to detect correlations. By ranking the
correlation data obtained for each pair of mixes from highest
correlated to least correlated, and then taking a frequency
count of mixes in highly correlated pairs, mixes which con-
tained redundant information were identified and discarded.
The mixes providing the greatest amount of information are
listed in Table III. These ten mixes form the basis of the
IMSET. Section Four provides typical profiles, Figures 1
through 24, for all hardwares presented in this thesis.
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IV. DEMONSTRATION OF IMSET
A. FINAL STAGE
1. Machine Selection
In the final stage of the IMSET development process
six micro-computers were selected. These were evaluated
along with the original nine computers chosen during the
initial stage. The introduction of the micros was done to
accent the strength of the IMSET when used to evaluate machines
closely related in characteristics. This demonstration would
more accurately reflect an actual evaluation for selection
situation which a government procurer would be facing. The
micros selected are all 8-bit or 16-bit machines ranging from
some earlier models to some much more recent ones. Those











2. Instruction Execution Times
Determination of the individual instruction times
for each of the micro-computers is presented in Appendix C.
Accounting for parallel processing capabilities by use of
the Knuth Factor for an individual micro-computer was not
necessary. As none of the micros have parallel processing
capabilities.
,
A major factor to be considered and resolved when
determining instruction execution times of micros is that
of determining an appropriate algorithm to account for an
instruction in the IMSET which is not part of the processor's
instruction set. For instance, many of them do not include
floating point instructions as part of their set. (An even
worse case was the INTEL 8080 which does not have a fixed
point multiply or divide instruction.) Resolving these
difficulties involves some careful thought as to how a floating
point operation or a fixed point multiply and divide is
actually accomplished, and then providing a software routine
to accomplish the task.
The absence of floating point instructions proved to
be an easy task to resolve. A floating point ADD would be
estimated by two fixed point ADD's and five shifts; a floating
point SUB would be two fixed point SUB's and five shifts; a
floating point MULT would be a fixed point ADD of the exponents,
a fixed point MULT of the mantissas, and ten shifts for normali-
zation; a floating point DIV is one fixed point SUB of the
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exponents, one fixed point DIV of the mantissas, and ten
shifts to normalize.
Determining fixed point multiply and divide routines
for the INTEL 8080 was a much more involved task. The
algorithm used to determine the multiplication execution
time was base"d upon the example for fixed point multiplication
in [12, pg. 138-139]. For fixed point division see [12, pg. 142-
143] . Both of these algorithms were coded into 8080 assembly
language, and the timing information was taken directly from
ref. [13]. It may be contended that there are faster algorithms
available for 8080 execution of these two instructions, but the
versions used are representative.
3. Final Stage Demonstration
The final demonstration to obtain the profiles of
all hardwares chosen versus the set of ten mix applications
of the'IMSET was conducted on the computerized evaluation
system. The profiles are shown in Figure 1 through Figure 24.
Figures 1-9 presents the original nine hardwares chosen in
the initial stage without the Knuth Factor applied to their
times. Figures 10-13 show the PDP 11/70, CDC 6600, CRAY 1,
and HL-6/43 with the Knuth Factor applied to their applicable
instructions. Figure 14 is a composite of eight of the
original nine hardwares, without the Knuth Factor applied,
shown on the same profile for comparison purposes. The IBM
360/30 was left off this composite, because the larger scale
would have made the profiles difficult to see. Figures 15
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and 16 are profiles of the hardwares shown on Figure 14, but
separated into two graphs for better clarity. Figure 17 shows
the composite profiles of the PDP 11/70, CDC 6600, CRAY 1, and
HL-6/43 with the Knuth Factor applied. The six micro-computers
chosen to exhibit the strength of the IMSET are shown in pro-
file on Figure 18 through Figure 23. Figure 24 is the composite
of five of the six micros. The INTEL 8080 was omitted from
the composite for the same graphics scale reason as the IBM
360/30. Table VII provides a key for the instruction mixes
listed by letter for each of the computer profiles.
4. Analysis of Execution Profiles
It is interesting to note that the Knuth Factor does
indeed have an impact upon the sensitivity of the various
hardwares to the various applications. On machines which
use functional units to execute all of their instructions
(CDC 6600, CRAY 1) the impact of the Knuth Factor is signi-
ficant, while in machines which have only selected instruc-
tions enhanced (PDP 11/70, HL-6/43) the impact is significant
only for certain applications.
When analyzing the profiles it is important to
remember that the purpose of the IMSET is to compare a
machine's execution time sensitivity between applications,
not only its estimated effective execution speed for any one
application. The sensitivity between applications is deter-
mined by comparing the times of execution as a percentage.
Two examples are presented to illustrate the use of the IMSET.
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The first example illustrates the sensitivities on the data
obtained from the PDP 11/70 profile with the Knuth Factor
accounted for, and the CRAY 1 profile with Knuth Factor
accounted for. The second example provides data obtained
from the micro-computer profiles. The example assumes a
micro-computer selection to handle navigation and telemetry
(NAVSAT receiver, for example) applications,
a. Profile Analysis Example 1
In this example, the sensitivites of the PDP 11/70
and the CRAY 1 will be compared using the execution times for
































This abbreviated example shows that the CRAY 1
is less sensitive to the three mixes than is the PDP 11/70,
because there is only a 36% difference between its execution




difference of 54% maximum sensitivity. Assuming only the
broad area for future use of a hardware were known (scientific,
navigation, or some type of real-time application) this ex-
ample points out that the CRAY 1 would best fit the application,
because its sensitivity to the areas of suspected applications
is much less than that of the PDP 11/70' s.
When used in actual practice the sensitivity
matrix will grow much larger as more mix applications are
accounted for. Each pair of mixes being compared need be done
only once, because if Mix A executes 35% faster than Mix B,
then Mix B is also 35% slower in execution than Mix A. With
the sensitivities available for all the machines to be evaluated
the decision maker is then able to select the appropriate
hardware based upon the machine exhibiting the lease sensi-
tivity to the intended applications.
b. Profile Analysis Example 2
In this example a micro-computer is to be selected
to handle both navigation and telemetry applications. The
micro-computer selected should present the smallest change
between the two applications (since the eventual percentage
of workload is not known) . The Digital Equipment Corp LSI
11/23 and the Motorola 68000 will be used for the purpose of
this example.
NAV TLM SENSITIVITY
MICROS QfSEC) (^SEC) (%)
MOTOROLA 6800 10.842" 8.625 26%
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This analysis shows that the MOTOROLA 68000 might
be the more preferable micro-computer due to its lower sensi-
tivity (more uniform performance) to the difference between
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Figure 14. Composite sensitivity profiles without Knuth
Factor applied: (1) PDP 11/70, (3) IBM 360/75,
(4) CDC 6600, (5) CRAY 1, (6) HONEYWELL LEVEL-6/43,














Figure 15. Composite sensitivity profiles without Knuth
Factor applied: (1) PDP 11/70, (3) IBM 36-/75,



























Figure 16. Composite sensitivity profiles without Knuth





























Figure 17. Composite sensitivity profiles with
Knuth Factor applied: (1) PDP 11/70,
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Figure 24. Composite sensitivity profiles of micro-
computer hardwares: (1) ZILOG 8000,
(2) INTEL 8086, (4) MOTOROLA 68000,




This thesis demonstrated a method, the IMSET, with which
the government decision maker can quickly and efficiently
select a computer hardware from a number of candidates. An
example of how to apply the method was presented and profiles
of actual hardwares were shown.
The application of the IMSET itself does not present a
problem. Difficulties may arise when machine instruction
execution times are being determined. A machine's instruc-
tion set may not contain an instruction needed to perform a
particular IMSET function. The evaluator is faced with de-
ciding what should be entered, which can be difficult and
requires some time.
The strength of the IMSET as an evaluation tool lies in
that fact that it is able to be applied in the absence of
available hardware and specific knowledge of intended applica-
tion. It is very important that a tool such as the IMSET be
an integral part of any decision making process affecting the





All mixes acquired during the development of the IMSET
are provided in Table VIII. The first ten mixes comprise the
IMSET. The next ten mixes, along with those comprising the
IMSET, were used in the initial demonstration stage. The
last two mixes were eliminated from the initial demonstra-
tion prior to evaluation due to lack of sufficient informa-
tion.
The remainder of this Appendix section sets forth the
references from which the mixes were acquired, and how the
functional instruction weights were determined, if known.
1. MESSAGE PROCESSING
Ref: [4]
Comments: (Minimal information available concerning this
mix's origin and development.)
2. PROCESS CONTROL
Ref: [4]
Comments: (Minimal information available concerning this
mix's origin and development.)
3. COMMAND AND CONTROL
Ref: [4]
Comments: This mix was developed on the IBM 7090. It
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is a compilation of actual instruction counts, and the
author's experience in similar applications.
4. DATA COMPRESSION
Ref: [4]
Comments: (Minimal information available concerning this
mix's origin and development.)
5. NAVIGATION
Ref: [4]
Comments: (Minimal information available concerning this
mix's origin and development.)
6. TLM THRUPUT
Ref: [4]
Comments: (Minimal information available concerning this
mix's origin and development.)
7. TECHNICAL/GENERAL
Ref: [6]
Comments: Developed on IBM 360. The weights were deter-
mined through the analysis of a library of trace programs




Comments: Developed on IBM 7000 series. Weights deter-
mined by a dynamic trace of a large number of scientific
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Comments: (Minimal information available concerning this
mix's origin and development.)
10. GENERAL-COMPOS ITE
Ref: [6]
Comments: Developed on the IBM 360. Weights determined
through a library of trace programs. This mix is a com-
bination of five types of programs: SORT (50%), COBOL-




Comments: Developed on IBM 704, and IBM 650. Weights
determined by dynamic trace of predominately scientific
jobs, approximately nine million instruction executions.
Most well known of all instruction mixes developed to date
12. COMMUNICATIONS
Ref: [10]
Comments: Developed from Honeywell 6000 series. Weights
drawn from the examination of various communication soft-





Comments: (Minimal information available concerning this
mix's origin and development.)
14. RADAR DATA PROCESSING
Ref: [4]
Comments: (Minimal information available concerning this
mix's origin and development.)
15. CONTROL AND DISPLAY
Ref: [4]
Comments: (Minimal information available concerning this
mix's origin and development.)
16. COMMAND AND CONTROL
Ref: [4]
Comments: (Minimal information available concerning this
mix's origin and development.)
17. TRACK AND COMMAND
Ref: [4]
Comments: (Minimal information available concerning this
mix's origin and development.)
18. RADAR SEARCH AND TRACK
Ref: [4]
Comments: (Minimal information available concerning this





Comments: (Minimal information available concerning this
mix's origin and development.)
20. GENERAL PURPOSE
Ref: [4]
Comments: (Minimal information available concerning this
mix's origin and development.)
21. COMMERCIAL
Ref: [7]
Comments: Developed on IBM 705. Weights determined from
nine programs involving over one million operations. Pro-
grams included inventory, general accounting, billing, pay-
roll, and production planning.
22. SCIENTIFIC
Ref: [7]
Comments: Developed on IBM 704, 7090. Weights determined
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DEFINITION OF FUNCTIONAL INSTRUCTIONS
This appendix sets forth what is meant by each of the
functional instructions, and in general, how each of the
functional instruction execution times were calculated for
a particular machine.
The functional instructions utilized in the IMSET were
determined by combining the selected mixes. Those instruc-
tions representing basic operations were then chosen as the
first seventeen instructions in the IMSET. The remaining
instructions with their weights were combined under the
eighteenth functional instruction, I/O & Miscellaneous.
Before preceeding to determine each machine's instruc-
tion execution times, a standardization of each of the func-
tional instructions had to be set up so that the times being
determined for each machine were being done based upon common
assumptions. The assumptions upon which the execution times
were determined are set forth below.
A. ARITHMETIC INSTRUCTIONS
All the arithmetic instructions were taken as register-
to-register operations. This was done so as to avoid the




1. Substitute Time Determination
Few machines possess, as part of their instruction
sets, all the arithmetic instructions listed as part of the
IMSET. For example, the microprocessors, with the exception
of the LSI 11/23, do not include floating point operations.
When this type of situation arose a suitable time had to be
calculated by an alternate method. Simply entering a time of
zero £or missing instructions was not acceptable, because a
machine with few instructions would appear to execute faster
than a machine with a powerful instruction set. Penalty
times to compensate for missing instructions were determined
by three methods. The first method involved an acceptable
algorithm using available instructions from a machine's
instruction set to accomplish the required operation. The
summation of the instruction times included in the algorithm
were then entered as the time required to execute the missing
operation. The second method involved a knowledge of how a
hardware executes a particular operation. This was the method
used to determine the floating point execution times for the
hardwares which do not have those instructions. A floating
point operation, for instance multiply, generally involves a
fixed point ADD of the exponents, a fixed point MULT of the
mantissas, and a number of shifts for normalizations. The
execution times for these fixed point operations are totaled,
and the result is entered into the appropriate functional
floating point instruction as the execution time.
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It should be noted that applying this method of
compensation to the LSI 11/23, which has floating point
instructions, preserves its ranking in relation to the other
micro-processors presented here. The execution times cal-
culated by the compensation method for the LSI 11/23 range
from approximately 11 microsecs faster for a floating point
division to almost 35 microsecs faster for a floating point
multiplication. The LSI 11/23 ranked sixth overall for
floating point execution times using both the manufacturer's
given execution times and the recalculated times using the
compensation method. This would seem to indicate that even
though the substitute times are not totally accurate they do
provide an acceptable alternative when no times are available.
The last method used to determine a substitute execu-
tion time involved simply entering a floating point operation
execution time for the appropriate fixed point execution time.
This penalty was felt to be reasonable based on the facts that
floating point times are generally greater than the fixed
point executions, and that if a particular machine was re-
quired to do a fixed point operation and that instruction was
not a part of the instruction set then a floating point execu-
tion would be submitted.
B. LOGICAL INSTRUCTIONS
1. Compare
The compare instruction for the maxi-computers, and
mini-computers were taken as register-to-memory operations.
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For the micro-computers a compare was considered to be a
register immediate operation, because it is the operation
most common in a micro-computer's instruction set. Any
deviations from this procedure is so indicated in the tables
of execution times for each of the hardwares presented.
2. Shifts
For the maxi-computers and mini-computers a shift
is considered to be an eight bit shift. For some of the
hardwares presented the number of bits shifted does not make
a difference (i.e. CRAY~1); while for others a shift involves
a constant time plus some value times the number of bits
shifted (i.e. PDP 11/70). A six bit shift was taken as the
standard for the micro-computer.
3. And /Or
As with the arithmetic instructions all AND/OR opera-
tions were taken to mean register-to-register. The only
exception to this standard was the TI-9900 which only uti-
lizes immediate AND/OR instructions.
C. CONTROL INSTRUCTIONS
1. Load/Store
The load and store operation times presented another
minor problem. Some hardwares provide no true load or store
operations, but perform the function indirectly as a MOVE or
as a READ or WRITE operation. The actual loading and storing
timing information is contained in the other instructions as
fetches from memory and returns to memory. The standard
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chosen for this functional instruction was determined to be
the time required for the processor to retrieve data from
memory and place it into a working register or the time re-
quired to place data into memory from a working register. If
a hardware's instruction set included LOAD and STORE instruc-
tions then the times indicated were used, otherwise a MOV
register-to-memory instruction was chosen to be appropriate.
Often the times required for the load and store operations
were different. In all cases the average between the two
times was used as the execution time of the LOAD/STORE
operation.
2. Branch
The conditional branch execution times were deter-
mined by averaging all the branch instruction execution times
except the unconditional case. In many instruction sets the
times required for conditional branches varied depending upon
whether the branch was taken or not taken, and whether the
branch was to an instruction in main memory or in a cache
memory. The time determined for each of the conditional
branch instructions was worst case. For an unconditional
branch if there was a difference in execution times between
in stack or out of stack branch the worst case time was used.
3. Increment and Store Index
The sense of this functional instruction was to be
able to increment a register and then store the value in
memory as an index. For virtually all the hardwares evaluated
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this operation had to be accomplished by means of more than
one instruction. Normally an increment or an add instruction
used with a store or move to memory instruction would accom-
plish this task. The execution time was then determined by
totaling the times required to accomplish the operations.
4. Move
A move was determined to be the time required to
move a word from one register to another register. There
were no real problems with this functional instruction, be-
cause almost all hardwares incorporate register-to-register
moves in their instruction sets.
5. Index
This instruction is the time required to accomplish
an indexing through memory or through a register stack by
means of index registers for a task such as vector addition.
Not all machines incorporate an indexing function directly
with one instruction. Those that do not have an index instruc-
tion with index registers, or an indexing mode of operation
must use an alternate method to accomplish the task. The
method used in this thesis was a small loop consisting of
an increment or add immediate instruction. For future evalua-
tion this should not be a problem, because the machines being
developed today have either ah index instruction, index regis-
ters, or an indexing mode of operation.
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D. I/O & MISCELLANEOUS INSTRUCTIONS
1. I/O & Misc.
This functional instruction encompasses all the
instructions of a particular hardware's instruction set that
were not utilized in the initial seventeen functional instruc-
tions. All the unused instructions execution times were
totaled, and divided by the total number not used. This





DETERMINATION OF EACH MACHINE'S INSTRUCTION TIMES
The instruction times for each computer presented are
calculated according to the guidelines set forth in Appendix
B. This Appendix will identify each computer evaluated, and
indicate exactly which instructions and times were used to
determine the execution time for each instruction of the
sensitivity technique. All times indicated were obtained
from manufacturer's specifications as presented in refer-
enced hardware manuals and literature.
The computers presented in Tables IX. a through IX. i are
the hardwares used in the initial demonstration evaluation.
Tables IX. j through IX. o present the micro-computers evaluated
in the final demonstration.
A. DEC PDP 11/70
Table IX.
a
The PDP 11/70' s execution times [14] are dependent on the
instruction itself, the modes of addressing used, and the
type of memory referenced. In the general case the instruc-
tion times are determined by:
INSTR. TIME = SRC + DST + EF
where, SRC time was determined by averaging the times for
all modes, and DST time was determined in the same manner.
The average was used, because an instruction could be issued
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in any mode so by averaging all cases would be considered
to some extent. The EF time was chosen directly from the
manufacturer's handbook. All times are typical processor
timing with core memory, and may vary +15% to -10%.
Double operand instructions are determined by the general
case formula, with the exception of the MOV instruction,
MOV INST. TIME = SRC + EF.
Single operand instructions are determined by,
INST. TIME = DST + EF or INST. TIME = SRC + EF
depending upon which instruction is used.
Branch instructions are simply,
INST. TIME = EF.
To increase the effective execution speed, the 11/70
utilizes a 1,024 word cache memory. This reduces the time
required for the CPU to fetch (READ) an instruction from
memory. This is accounted for by a factor determined by
the average number of times, called a READ HIT RATE, or P.,
cache memory. Read hits average 80-95% of all machine cycles
with a P,=90% considered to be typical. The following for-
mula determines the additional time to be added to each instruc-
tion execution time:
1.02x(l-P, ) x (number of read cycles).
The number of read cycles for each instruction was determined
by averaging all read cycles for all modes. For SRC and DST
the average number of read cycles is 1.5.
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1. Floating Point Processor (FPP) FP11-C
In order to increase execution speed of certain
instructions included in the 11/70' s instruction set, a FPP
has been installed as a separate unit. The FPP executes in
hardware floating point instructions which previously were
executed in software. The FP11-C greatly enhances machine
execution times for applicable instructions. The FPP operates
in parallel with the main processor. This parallelism, or
overlap, is the special feature of a machine for which the
Knuth Factor, developed in Appendix D, will account. The
determination of the floating point instruction execution
times utilizing the FP11-C are determined as follows:


























Preinteraction Time: constant 450 nsec.
Address Calculation Time: determined to be 484 nsec by
taking average of all modes floating point instructions.
Wait Time: 492 nsec for LOAD CLASS instruction, 2972 nsec
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for STORE CLASS instructions. Calculations are shown below,
Resync Time: If wait time 0, then 450 nsec; else nsec.
Interaction Time: constant 300 nsec.
Argument Transfer: 300 nsec x (number of 16-bit words from
memory) using two 16-bit words for calculation.
Disengage & Fetch Time: constant 300 nsec.
Wait Time =
Load Class Instructions:
F.P. Execution Time 2480 nsec
(Previous F.P. Instr.)
-Disengage & Fetch -300 nsec
(Previous Instr.
)
-CPU Execution Time for Interposing -750 nsec
Non-Floating Point Instruction
-Preinteraction Time -450 nsec
-Address Calculation Time -488 nsec
Average Wait Time = 492 nsec
Store Class Instructions:
F.P. Execution Time 2480 nsec
(Previous F.P. Instr.)
-CPU Execution Time for Interposing -750 nsec
Non-Floating Point Instruction
-Disengage & Fetch -300 nsec
(Previous Instr.
-Preinteraction Time -450 nsec
If 0, then total = 0) Total: 980 nsec
+Floating Point Execution Time 2480 nsec
-Address Calculation Time -488 nsec
Average Wait Time: 2972 nsec
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F.P. Execution Time (Previous F.P. Instr.): determined to
be 2480 nsec by averaging all floating point instruction
worst case times.
CPU Execution Time for Interposing Non-Floating Point Instruc-
tion: The time shown, 750 nsec, is the execution time for
the SOB instruction in the CPU instruction set.
The FPP instruction set utilizes two types of instruc-
tions, LOAD CLASS, and STORE CLASS. Each type are identified
as such in the instruction set.
The wait time is the time that the CPU spends wait-
ing for completion by the FPP of a previous floating point
instruction in the case of the LOAD CLASS instruction. For
STORE CLASS, wait time is the summation of the time during
which the FPP completes a previous floating point instruction,
and FPP execution time for the individual STORE CLASS instruc-
tion.
The Knuth Factor was applied to the instructions




The IBM 360/30 execution times [15] were determined with-
out benefit of any special feature execution enhancement. All
operations were determined to be register-to-register where
feasible. Penalty times were assigned to the arithmetic
operations which have no direct instruction. Those are
fixed point (SP) MULT, DIV, and fixed point CDP) ADD/SUB, and
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MUL. The penalties assigned were those times indicated for
the corresponding floating point (SP) operations. The Knuth
Factor was not applied to any of the instruction execution




The IBM 360/75 execution times [15] were determined with-
out benefit of any special feature execution enhancement.
All operations were determined to be register-to-register
where feasible. Penalty times were assigned to the arithmetic
operations which have no direct instruction. Those are fixed
point (SP) MULT, DIV, and fixed point (DP) ADD/SUB, and MUL.
The panalties assigned were those times indicated for the
corresponding floating point (SP) operations. The Knuth
Factor was not applied to any of the instruction execution




The CDC 6600 instruction times are given in machine minor
cycles [16]. A minor cycle is 100 nsec. All times are counted
from the point when a functional unit has both input operands
to when the instruction result is available in the specified
result register. There are ten functional units in the 6600
which receive appropriate instructions routed from the CPU.
The functional units are Branch (1), Boolean (1), Shift (1),
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Add (1), Multiply (2), Divide (1), Fixed Add (1), and Incre-
ment (2). If a functional unit is not currently in execution
the instruction is issued, otherwise the CPU holds the instruc-
tion until the unit is free. The Knuth Factor was applied to
all the instruction execution times determined. The resulting
execution times would result with optimal use of the functional





The CRAY 1 utilizes 12 functional units for instruction
execution [17] . This feature allows for maximum overlapping
of all instructions. Another execution enhancement utilized
by the CRAY 1 is block transfers of instructions and data
from memory into four instruction buffers. This feature re-
duces execution times by eliminating numerous memory refer-
ences.
The CRAY 1 does not provide double precision instructions,
although double precision computations with 95-bit accuracy
is available through software provided by CRAY Reserach. In
order to provide a reasonable time figure for double pre-
cision instructions in the demonstration, the times for float-
ing point executions were used. This appears to be a reason-
able penalty time in view of the fact that floating point
operations are similar to the fixed point double precision
operations when determining execution times.
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The CRAY 1 does not utilize a direct divide instruction.
Divide is accomplished in floating point format by use of a
multiple instruction sequence utilizing reciprocal approxi-
mation. A fixed point divide operation is accomplished
through a software algorithm using floating point hardware.
All times indicated for the CRAY 1 execution speeds were
calculated assuming there were no hold-issue conditions
involving the desired functional units availibility , and
all register and buffers were always ready to accept the
next instruction. The worst case times were taken when
they were indicated as such, otherwise average times were
used.
All instructions in the CRAY 1 instruction set are sus-
ceptible to overlapping so the Knuth Factor was applied to
all execution times.
F. HONEYWELL LEVEL-6/ 43
Table IX.
f
The execution times for the HL-6/43 were determined using
the maximum times indicated for each instruction [18] . This
assumes that the prefetch buffers are always empty, and a memory
block transfer must be made. All times are for register
addressing (SAF mode) utilizing a double-fetch EDAC memory.
Instruction execution enhancement exists with the addition
of a Scientific Instruction Processor (SIP) for floating point
and fixed point instructions. All operands in the SIP are in
floating point format, and the fixed point operations are
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converted to floating point values. The Knuth Factor was




Times for the AN/UYK-20 were taken directly from the
manufacturer's manual [19] except as indicated under comments.
The instruction set of the AN/UYK-20 does not provide
for floating point operations. A method which approximates
floating point operations was devised using the execution
times of the appropriate fixed point operations. The float-
ing point operations were determined as follows:
FL.P. ADD = 2 Fx.Pt. ADDS + 5 Shifts
FL.P. SUB = 2 Fx.Pt. SUBS + 5 Shifts
FL.P. MUL = 1 Fx.Pt. ADD of Exponents + 1 Fx.Pt. MUL
of Mantissas + 10 Shifts for Normalization
FL.P. DIV = 1 Fx.Pt. SUB of Exponents + 1 Fx.Pt. DIV
of Mantissas + 10 Shifts for Normalization
A penalty time was assigned to the fixed point (DP) MULT.
The time calculated for the floating point MUL was used.





Execution times determined were taken directly from the
manufacturer's manual [20]. All times shown assume 1.5 sec
memory with operands not in same bank of memory as the instruc-
tion. The floating point (SP) MULT instruction execution
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time was used for the fixed point (DP) MULT instruction
execution time.





Reference [21] was used to determine instruction execu-
i
tion times.
The AN/AYK-14(V) utilizes an Extended Arithmetic Unit
(EAU) to enhance the execution speed of the floating point
instruction for ADD, SUB, and MULT. The Knuth Factor was




All information regarding timing was determined using
ref. [22]. Instruction execution times for floating point
instructions not included in the Z-8000' s instruction set
were determined by use of the method set forth for the AN/UYK-
20 on page 96.
Fixed point (DP) execution times were not considered
for the micros, because single precision operations are 16-
bits in length which is the maximum length of all micros
being considered. There are micros being developed now with
32-bit word lengths, and double precision operations. Evalua-
tion of one of these machines will require that the double
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precision execution times be included. The Knuth Factor was





Information regarding instruction execution times was
provided by ref. [13]. The time required for an instruction
to execute is the time required from beginning execution of
an instruction that is in the instruction queue to the begin-
ning of the next instruction execution.
Instruction execution is an asynchronous operation invol-
ving the Execution Unit (EU) and the BUS Interface Unit (BIU)
.
The EU obtains each instruction to be executed from the Instruc-
tion object code queue (IOCQ) in the BIU. In determining the
8086 execution times it was assumed that the IOCQ was always
full, and the EU never goes into a wait state.
The floating point instruction execution times were deter-
mined by method set forth for AN/UYK-20 on page 96. Fixed
Point (DP) execution times were not considered. The Knuth





Reference [13] was used to determine the instruction execu-
tion times of the 8080. Reference [13] provided the timings
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for the basic instruction set while reference [12] provided
algorithms from which approximate timing information was
determined for the fixed point multiply and divide instruc-
tions in which the 8080 lacks in its instruction set.
Floating Point (SP) instruction timings were determined
by method set forth for the AN/UYK-20 on page 96. Fixed Point
(DP) timings were not considered. The Knuth Factor was not




Reference [13] provided instruction set timing information
All times indicated are maximum execution times.
Floating Point (SP) times were determined from method on
page 96 for AN/UYK-20. Fixed Point (DP) times were not con-
sidered. The times indicated for the AND, and OR instruc-
tions are for immediate operations as that is all the instruc-





Reference [23] was used to obtain all instruction timing
information. All times listed include applicable operand
fetches and stores. The Fixed Point (DP) instructions were
not considered. Floating Point CSP) instruction timings were
determined from method on page 96 for AN/UYK-20.
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Reference [24] was used to obtain all instruction timing
information. The Fixed Point (DP) instructions were not
considered.
The LSI 11/23 instruction set provides for floating point
instructions. The times were determined by assuming the
worst case, and taking into consideration all applicable
notes which increased execution times. Mode was assumed
for all floating point instructions.
The general formula for determining execution times for
the 11/23 instruction set is:
INST. TIME = BASIC TIME + SOURCE TIME + DESTINATION TIME
where,



















1. MOV, CLR, SCT, MFPS, MTPI (D)
2. CMP, BIT, TST
3. MTPS, MFPI (D), MUL, DIV, ASH,
ASHC
4. BIC, BIS, ADD, SUB, SWAB, COM, 1.50 3.00
INC, DEC, NEG, ADC, SBC, ROR,
ROL, ASR, ASL, XOR





KEY TO MACHINE INSTRUCTION TIMES
FOR TABLES IX. a - IX.
o
Symbol Meaning
R or L Right or Left
RX Register-to-Memory
RR Register-to-Register
Substitute Time determined by using








EAU Extended Arithmetic Unit
RW Memory
See Attached Refers to description of
























Divide DIV 8.60 ____
Fixed Point (DP)
Routine 7.98Add ADD, ADC, ADD




Subtract SUBF 3.08 0.86
Multiply MULF 3.08 0.86
Divide DIVF 3.08 0.86
Logical
CMP 2.19Compare





Store MOV 2.31 Reg-To-Mem
Br. Cond. All 0.55 Avg.
Br. Uncond. BR 0.72
Inc. & Store
Index Routine 2.10 ____ Inc. Write
Move MOV (RR) 0.40 Reg . Mode
Index ADD 3.06 Index Mode 6
I/O & Misc.




















Subtract — 29.0 —
Multiply — 320.0 — Substitute





Subtract — 65.0 — Substitute
Multiply — 320.0 — Substitute
Floating Pt. (SP)
AER 65.0Add
Subtract — 65.0 --
Multiply ME 320.0 —
Divide DER 600.0 —
Logical
C 39.0Compare
Shift SLL 58.0 — Shift Left
And NR 30.0 —
Or — 30.0 —
Control
L 32.0Load RX
Store ST 32.0 — RX
Br. Cond. BC1, BC2 21.5 — Avg.
Br. Uncond. BAL 35.0 —
Inc. & Store
Index AE 75.0 Substitute
Move Load 22.0 — RR
Index — 75.0 — Inc, Store
I/O & Misc.




















Subtract — 0.4 —
Multiply — 2.73 — Substitute
Divide — 6.87 -- Substitute
Fixed Point (DP)
0.85 SubstituteAdd
Subtract — 0.85 — Substitute
Multiply- — 2.10 — Substitute
Floating Pt. (SP)
AER 0.85Add
Subtract — 0.85 —
Multiply ME 2.1 —




Shift SLL 0.6 — Shift Left
And NR 0.6 —
Or — 0.6 —
Control
L 0.70 RXLoad
Store ST 0.82 — RX
Br. Cond. BC1. BC2 1.04 —
Br. Uncond. BAL 1.06 —
Inc. & Store
Index AE 0.89
Move Load 0.40 — RR
Index — 0.89 — Inc, Store
I/O & Misc.






















Subtract 37 0.3 0.08
Multiply -- 1.0 0.28" Substitute
Divide — 2.9 0.81 Substitute
Fixed Point (DP)
0.4 0.11Add Substitute
Subtract — 0.4 0.11 substitute
Multiply — 1.0 0.28 Substitute
Floating Pt. (SP)
30 0.4 0.11Add
Subtract 31 0.4 0.11
Multiply 40 1.0 0.28
Divide 44 2.9 0.81
Logical
Routine 1.9 0.53Compare 13, 030
Shift 22, 23 0.3 0.08 R or L
And 11 0.3 0.08
Or 12 0.3 0.08
Control
50-57 1.1 0.32Load
Store 50-57 1.2 0.32
Br. Cond. 030-037 1 .4 0.39 Br. in Stack
Br. Uncond. 04 1.4 0.39
Inc. 8c Store
Index 51 0.3 0.08
Move 10 0.3 0.08
Index 50 1.1 0.32
I/O & Misc.




















Subtract 061 0.05 0.014
Multiply 032 0.0875 0.025
Divide 0.0875 0.025 Substitute
Fixed Point (DP)
0.0875 0.025Add Substitute
Subtract 0.0875 0.025 Substitute
Multiply 0.100 0.028 Substitute
Floating Pt. (SP)
062 0.0875 0.025Add
Subtract 063 0.0875 0.025
Multiply 064 0. 100 0.028
Divide Routine 0.4875 0. 137 070, 067, 064
Logical
Routine 0.3375 0.095Compare 046, 014
Shift 054, 055 0.0375 0.011
And 044 0.025 0.007
Or 051 0.025 0.007
Control
12 0.35 0.079Load Not in Buffer
Store 13 0.2125 0.060 Not in Buffer
Br. Cond. 014-017 0.3125 0.088 Worst Case
Br. Uncond. 06 0.3125 0.088 Worst Case
Inc. & Store
Index 030, 11 0.250 0.070
Move 024, 025 0.025 0.007 Worst Case
Index 176 0.225 0.063
I/O & Misc.






























SAD 3.75 1.05Add SIP
Subtract 3.75 1.05 SIP
Multiply SML 8.15 2.28 SIP
Divide SDV 7. 17 2.01 SIP
Logical
CMR 1.73Compare






Br. Cond. All 1.46
Br. Uncond. B 1.55
Inc. & Store

























Subtract 20 0.75 ___





Multiply — 6.15 Substitute
Floating Pt. (SP)
Routine 2.80 2 ADD + 5 SFTAdd
Subtract Routine 2.80 2 SUB + 5 SFT
Multiply Routine 6.15 ADD + MUL +10 SFT
Divide Routine 9.15 SUB + DIV + 10 SFT
Logical
24 2.25Compare






Br. Cond. 44-47 2.25
Br. Uncond. 43 3.20
Inc. & Store















































Br. Cond. All 1.50
Br. Uncond. JL 1.50
Inc. & Store

































51 4.00 ....Add EAU
Subtract 50 4.00 : EAU
Multiply 52 5.00 EAU
Divide 53 56.10 Worst Case
Logical
24 2.00Compare






Br. Cond. 40 1.90
Br. Uncond. 40 1.90 JR
Inc. & Store






























Subtract -- 0.00 Not Used
Multiply — 0.00 Not Used
Floating Pt. CSP)
Routine 9.50Add See Attached
Subtract Routine 9.50 See Attached
Multiply Routine 29.75 See Attached









Br. Cond. JP 2.13 If cc True
Br. Uncond. JP 2.50 cc True
Inc. & Store



























Subtract — 0.00 Not Used
Multiply — 0.00 Not Used
Floating Pt. (SPJ
Routine 18.80 SeeAdd Attached
Subtract Routine 18.80 See Attached
Multiply Routine 42.20 See Attached
Divide Routine 35.40 See Attached
Logical
CMP 0.60Compare




MOV 1.60 RW,Load DADDR
Store MOV 1.80 DADDf
Br. Cond. All 2.00 Avg . True/False
Br. Uncond. JMP 3.00
Inc. & Store
Index INC, MOV 2.20 _—_
Move MOV 0.40 RWD , MS
Index TNG 3.00
I/O & Misc.























Multiply Routine 255.60 Attached
Divide Routine 432.89 Attached
Fixed Point (DP)
0.00Add Not Used
Subtract — 0.00 Not Used
Multiply __ 0.00 Not Used
Floating Pt. (SP)
Routine 11.26Add Attached
Subtract Routine 11.26 Attached
Multiply Routine 276.24 Attached
Divide Routine 453.53 Attached
Logical
CMP 1.876Compare






Br. Cond. All 4.69
Br. Uncond. JMP 4.69
Inc. & Store
Index INC, MOV 5.628 „_
Move MOV 2.345
Index I NX 2.345
I/O & Misc.




















Multiply MPY 19.98 Worst Case
Divide DIV 5.99 Worst Case
Fixed Point (DP)
0.00Add Not Used
Subtract 0.00 Not Used
Multiply 0.00 Not Used
Floating Pt. (SP)
Routine 37.30Add Attached
Subtract Routine 37.30 Attached
Multiply Routine 47.29 Attached
Divide Routine 33.30 Attached
Logical
C 9.99Compare
Shift SLA, SRA 17.316 L and R
And ANDT 4.662 __
_
Immediate
Or OR I 4.662 Immediate
Control
0.667Load 1 Machine Cycle
Store ___ 0.667 1 Machine Cycle
Br. Cond. All 3.33



























Multiply MUlS 8.75 Worst Case
Divide DIVS 19.75 Worst Case
Fixed Point (DP)
0.00 Not UsedAdd
Subtract 0.00 Not Used
Multiply 0.00 Not Used
Floating Pt. (SP)
Routine 3.00 AttachedAdd
Subtract Routine 3.00 Attached
Multiply Routine 12.50 Attached
Divide Routine 23.50 Attached
Logical
CMP 0.50Compare






Br. Cond. Bcc 1.375 Avg . True/False
Br. Uncond. BRA 1.250
Inc. & Store
Index ADD I, MOVE* [ 3.625 __ _
Move MOVE 0.50
Index ADD I 2.00
I/O & Misc.


























Subtract 0.00 Not Used













Store MOV 5.83 RX
Br. Cond. All 1.72
Br, Uncond. BR 1.72
Inc. & Store
Index INC, MOV 10.55 N__
Move MOV 5.83 RR
Index INC 4.72
I/O & Misc.




INSTRUCTION OVERLAPPING AND THE KNUTH FACTOR
One of the attractive features in the use of the TMSET
as an evaluation tool is that a machine's ability to enhance
its instruction executions through overlapping is taken into
1 account. The IMSET is able to do this through use of a
i
scaling factor derived from an article by Donald E. Knuth,
ref. [11].
A. OVERLAPPING
In the most basic sense, overlapping is the ability of
a computer to execute two or more instructions simultaneously
thus executing more instructions within a given period of
time. For example, the CRAY 1 utilizes twelve functional
units for instruction executions. The CPU can continue
issuing instructions for execution until it reaches a point
where a required functional unit is not able to accept the
instruction because it is already in execution. It is
possible to have multiple executions taking place at the
same time. Similar overlapping abilities exist in the CDC
6600 with its ten functional units. Special overlapping
situations exist within machines such as the PDP 11/70, and
the AN/AYK-14(V) which utilize separate hardware for only
particular instructions. In these cases only a few instruc-
tions are able to be overlapped. For the PDP 11/70 and
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AN/AYK-14(V) those instructions are the floating point opera-
tions. When a floating point instruction is encountered it
is routed to a separate hardware unit for execution while
leaving the CPU's arithmetic units free to continue execu-
tion of additional instructions. The instruction mix as a
technique for evaluating computer thruput was not able to
account for these overlap features in many of the later de-
signed architectures, and thus it produced biased results.
B. KNUTH FACTOR
Knuth was interested in design of compilers which would
produce optimal code for the most efficient program execution.
He presented five levels of compilation ranging from level
to level 4. Level compilations was straight code generation
as would be produced by a classical one-pass compiler. Level
4 was considered to be the "best conceivable" code that could
ever be imagined. Levels 1 through 3 fall at increasing
levels of sophistication between levels and 4. By analy-
zing Fortran programs that had been written, and looking at
the sections of the programs which required the longest execu-
tion times Knuth attempted to pinpoint the areas where compiler
optimization efforts should be directed to produce optimal
compilation code, and maximum program execution speed. Results
were then presented as a ratio of execution speeds with the
five different levels of compiler optimization [11, pg. 32],
The Knuth Factor used to scale down the instruction execu-
tion times for overlap operations was determined by taking
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the execution speed ratios for levels to 3 as determined
by Knuth' s analysis. The ratio between level and level 3
compilation was chosen for the following reason. A level
compilation is non-optimized compilation with no foresight
as to optimization of instruction executions. Level com-
pilation would not separate consecutive instructions requiring
the same functional unit for execution and parallelism would
not be significantly exploited. Level 3 is a compilation level
which produces machine-independent and machine-dependent
optimizations. It is a level of sophistication which pre-
sent day compilers are capable of obtaining. A level 3 com-
pilation produces an optimization that attempts to maximize
the use of available functional units. Consecutive instruc-
tions requiring the same functional unit would be separated
so that the CPU could continue issuing instructions to avail-
able functional units without having to wait for a unit to
become available.
The average speed ratio between level and level 3 com-
pilation was 3.62. Taking the reciprocal of this average
produces 0.28 which is the scaling factor referred to in
this thesis as the Knuth Factor.
The floating point ADD instruction execution time of the
CDC 6600 is 0.4 microsecs. Multiplying (scaling) by the
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